

10/040852

12/28/01

BEST AVAILABLE COPY

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10040852 40040364	FILING DATE 12/27/01 01/09/2002	CLASS 430 116	SUBCLASS 018	GAU 2822 2825	EXAMINER DO
**APPLICANTS: Kasai Naoki;					
**CONTINUING DATA VERIFIED: THIS APPLICATION IS A DIV OF 09/703,867-11/02/2000-PAT 6,348,408					
** FOREIGN APPLICATIONS VERIFIED: JAPAN 11-314462-11/04/1999					
PG-PUB DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed 35 USC 119 conditions met Verified and Acknowledged Examiners's initials		<input type="checkbox"/> yes <input type="checkbox"/> no <input type="checkbox"/> yes <input type="checkbox"/> no.		ATTORNEY DOCKET NO 8013-1009-1	
TITLE : Semiconductor device with reduced number of intermediate interconnection pattern and method of forming the same					
U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-94)					

NOTICE OF ALLOWANCE MAILED		CLAIMS ALLOWED	
		Assistant Examiner	
ISSUE FEE		DRAWING	
Amount Due	Date Paid	Sheets Drwg.	Figs. Drwg.
		Print Fig.	
		Application Examiner	
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.			

FILED WITH:

☐ DISK (CRF)☐ CD-ROM

(Attached in pocket on right inside flap)